Print

Please login or register.
1 Hour 1 Day 1 Week 1 Month Forever
Login with username, password and session length

[wsaw]

Please read the attached e-book for the below information. If you are a visitor, then you will not be able to view the attachments until you log in. So you will have to log in and then view the attachment document for these information and explanations.

1 System Design
Requirements Definition 3
Processor Selection 5
Development Environment 17
Development Costs 19
Hardware and Software Requirements 20
Hardware/Software Partitioning 22
Distributed Processor Systems 24
Specifications Summary 25
A Requirements Document Outline 26
Communication

2 Hardware Design 1
Single-Chip Designs 29
Multichip Designs 3 1
Wait States 35
Memory 38
Types of PROM 39
RAM 45
I/O 54
Peripheral ICs 58
Data Bus Loading 68
Nonvolatile Memory 70
Microwire 73
DMA 74
Watchdog Timers 81
In-Circuit Programming 83
Internal Peripherals 85
Cesign Shortcuts 85
EMC Considerations 86
Microprocessor Clocks 90
Hardware Checklist 92

3 Hardware Design 2
Dynamic Bus Sizing 95
Fast Cycle Termination 95
Bus Sizing at Reset 96
Clock-Synchronized Buses 97
Built-in Dynamic Ram Interface 99
Combination ICs 100
Digital-to-Analog Converters 101
Analog-to-Digital Converters 103
SPI/Microwire in Multichip Designs 106
Timer Basics 107
Example System 115
Hardware Specifications Outline 115

4 Software Design
Data Flow Diagram 120
State Diagram 121
Flowcharts 123
Pseudocode 123
Partitioning the Code 125
Software Architecture 129
The Development Language 131
Microprocessor Hardware 135
Hard Deadlines Versus Soft Deadlines
Dangerous Independence 138
Software Specifications 140
Software Specifications Outline 14 1

5 Interrupts in Embedded Systems
Interrupt Basics 143
Interrupt Vectors 144
Edge- and Level-Sensitive Interrupts 146
Interrupt Priority 146
Interrupt Hardware 146
Interrupt Bus Cycles 148
Daisy-Chained Interrupts 148
Other Types of Interrupts 149
Using Interrupt Hardware 150
Interrupt Software 155
Interrupt Service Mechanics 155
Nested Interrupts 157
Passing Data to or from the ISR
Some Real World Dos and Don?ts
Minimizing Low-Priority Interrupt Service Time
When to Use Interrupts 168

6 Adding Debug Hardware and Software
Action Codes 172
Hardware Output 173
Write to ROM 175
Read from ROM 176
Software Timing 177
Software Throughput 177
Circular Trace Buffers 178
Monitor Programs 179
Logic Analyzer Breakpoints 180
Memory Dumps 181
Serial Condition Monitor 182

7 System Integration and Debug
Hardware Testing 190
Software Debug 191
Debugging in RAM 193
Functional Test Plan 194
Stress Testing 196
Problem Log 197
A Real- World Example 198
Emulators/Debuggers 20 1

8 Multiprocessor Systems
Communication Between Processors 205
Dual-Port RAM (DPRAM) 212

9 Real-Time Operating Systems
Multitasking 238
Keeping Track of Tasks 242
Communication Between Tasks 243
Memory Management 244
Resource Management 245
RTOS and Interrupts 247
Typical RTOS Communication 247
Preemption Considerations 248
Applicability of RTOS 250
Debuggers

10 Industry-Standard Embedded Platforms
Advantages of Using a PC Platform
Drawbacks of Using a PC Platform
Some Solutions to These Problems
/SA- and PCI-Based Embedded Boards
Other Platforms for Embedded Systems
Example Real-Time PC Application

11 Advanced Microprocessor Concepts 271
Pipeline (Prefetch) Queue 271
Interleaving 272
DRAM Burst Mode 273
SDRAM 274
High-speed, High-Integration Processors and Multiple Buses
Cache Memory 278
Processors with Multiple Clock Inputs and Phase-Locked Loops
Multiple-Instruction Fetch and Decode 280
Microcontroller/FPGA Combinations 28 1
On-Chip Debug 282
Memory Management Hardware 284
Application-Specific Microcontrollers 286